#### **SPECIFICATIONS**

# PCI-6542

### 100 MHz, 32-Channel Digital Waveform Device

These specifications apply to the PCI-6542 with 1 MBit, 8 MBit, and 64 MBit of memory per channel.



**Hot Surface** If the PCI-6542 has been in use, it may exceed safe handling temperatures and cause burns. Allow the PCI-6542 to cool before removing it from the chassis.



**Note** All values were obtained using a 1 m cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.

### Contents

Definitions	.2
Conditions	2
Channels	.2
Generation Channels	. 3
Acquisition Channels	3
Timing	. 4
Sample Clock	4
Generation Timing	5
Acquisition Timing.	8
CLK IN	0
STROBE	11
CLK OUT	2
DDC CLK OUT	2
Reference Clock (PLL)	12
Waveform1	13
Memory and Scripting	13
Triggers	4
Events1	6
Miscellaneous1	6
Power	6
Physical Specifications	17
I/O Connectors	17
Software	17
Driver Software1	17
Application Software	17
NI Measurement Automation Explorer1	8



Environment	18
Compliance and Certifications	18
Safety	
Electromagnetic Compatibility	
CE Compliance	
Online Product Certification.	
Environmental Management	19

## **Definitions**

*Warranted* specifications describe the performance of a model under stated operating conditions and are covered by the model warranty.

The following characteristic specifications describe values that are relevant to the use of the model under stated operating conditions but are not covered by the model warranty.

- *Typical* specifications describe the performance met by a majority of models.
- *Nominal* specifications describe an attribute that is based on design, conformance testing, or supplemental testing.

Specifications are *Typical* unless otherwise noted.

### **Conditions**

Typical values are representative of an average unit operating at room temperature.

## Channels

Data	
Number of channels	32
Direction control	Per channel
Programmable Function Interface (F	FI)
Number of channels	4
Direction control	Per channel
Clock terminals	
Input	3
Output	2

## **Generation Channels**

Channels Data

DDC CLK OUT

PFI < 0..3>

Signal type Single-ended

**Table 1.** Voltage Levels,  $I = 100 \mu A$ 

Logio family into 1 MO	Low		High	
Logic family, into 1 MΩ	Typical	Maximum	Minimum	Typical
1.8 V			1.7 V	1.8 V
2.5 V	0 V	0.1 V	2.4 V	2.5 V
3.3 V TTL (5 V TTL compatible)			3.2 V	3.3 V

Output impedance	$50 \Omega$ , nominal	
Maximum DC drive strength, by logic family	y	
1.8 V	±8 mA	
2.5 V	±16 mA	
3.3 V	±32 mA	
Data channel driver enable/disable control	Software-selectable: per channel	
Channel power-on state <sup>1</sup>	Drivers disabled, $50 \text{ k}\Omega$ input impedance	
Output protection		
Range	0 V to 5 V	
Duration	Indefinite	

## **Acquisition Channels**

Channels	Data	Data	
	STROBE		
	PFI <03>		
Signal type	Single-ended		

 $<sup>^{1}~</sup>$  For module assemblies C and later. Module assemblies A and B have an input impedance of 10 k $\!\Omega$ 

Table 2. Voltage Levels

Logic family	Maximum Low Threshold	Minimum High Threshold
1.8 V	0.45 V	1.35 V
2.5 V	0.75 V	1.75 V
3.3 V TTL (5 V TTL compatible)	1.00 V	2.30 V
Input impedance <sup>2</sup>	50 kΩ	

Input impedance <sup>2</sup>	$50~\mathrm{k}\Omega$
Input protection range <sup>3</sup>	-1 V to 6 V

## **Timing**

## Sample Clock

Sources	On Board clock (internal voltage-controlled crystal oscillator [VCXO] with divider)     CLK IN (SMB jack connector)     STROBE (Digital Data & Control [DDC] connector; acquisition only)
Frequency range	
On Board clock	48 Hz to 100 MHz, Configurable to 200 MHz/ $N$ ; $2 \le N \le 4,194,304$
CLK IN	20 kHz to 100 MHz
STROBE	48 MHz to 100 MHz
Relative delay adjustment <sup>4</sup>	
Range	0.0 to 1.0 Sample clock periods
Resolution	10 ps
Exported Sample clock	
Destinations <sup>5</sup>	DDC CLK OUT (DDC connector)     CLK OUT (SMB jack connector)

 $<sup>^2~</sup>$  For module assemblies C and later. Module assemblies A and B have an input impedance of 10 k $\!\Omega_{\rm c}$ 

<sup>&</sup>lt;sup>3</sup> Diode clamps in the design may provide additional protection outside the specified range.

You can apply a delay or a phase adjustment to the On Board clock to align multiple devices.

<sup>&</sup>lt;sup>5</sup> Sample clocks with sources other than STROBE can be exported.

#### Delay ( $\delta_C$ ), for clock frequencies $\geq 25$ MHz

Range	0.0 to 1.0 Sample clock periods
Resolution	1/256 of Sample clock period
Jitter, using On Board clock	
Period	20 ps <sub>rms</sub> , typical
Cycle-to-cycle	35 ps <sub>rms</sub> , typical

## **Generation Timing**

Channels	Data DDC CLK OUT PFI <03>
Data channel-to-channel skew	±600 ps, typical
Maximum data channel toggle rate	50 MHz
Data position modes	Sample clock rising edge Sample clock falling edge Delay from Sample clock rising edge
Generation data delay ( $\delta_G$ ), for clock freque	encies ≥25 MHz
Range	0.0 to 1.0 Sample clock periods
Resolution	1/256 of Sample clock period
Exported Sample clock offset (t <sub>CO</sub> )	Software-selectable: 0.0 ns or 2.5 ns (default)
Time delay from Sample clock (internal) to DDC connector (t <sub>SCDDC</sub> )	15 ns, typical

Table 3. Generation Provided Setup and Hold Times

Exported Sample Clock Mode and Offset	Voltage Family	Time from Rising Clock Edge to Data Transition (t <sub>PCO</sub> )	Minimum Provided Setup Time (t <sub>PSU</sub> )	Minimum Provided Hold Time (t <sub>PH</sub> )
	1.8 V		t <sub>P</sub> - 5.5 ns	0.5 ns
Noninverted, 2.5 ns	2.5 V	2.5 ns, typical	t <sub>P</sub> - 4.5 ns	0.9 ns
	3.3 V/5.0 V		t <sub>P</sub> - 4.5 ns	1 ns

**Table 3.** Generation Provided Setup and Hold Times (Continued)

Exported Sample Clock Mode and Offset	Voltage Family	Time from Rising Clock Edge to Data Transition (t <sub>PCO</sub> )	Minimum Provided Setup Time (t <sub>PSU</sub> )	Minimum Provided Hold Time (t <sub>PH</sub> )
	1.8 V		$t_P/2 - 3.5 \text{ ns}$	
Inverted, 0 ns	2.5 V	t <sub>P</sub> /2	t <sub>P</sub> /2 - 2.5 ns	$(t_P/2)$ - 1.5 ns
	3.3 V/5.0 V		t <sub>P</sub> /2 - 2 ns	




**Note** Provided setup and hold times account for maximum channel-to-channel skew and iitter.

The table values provided assume the following data position is set to Sample clock rising edge and the Sample clock is exported to the DDC connector and includes worst-case effects of channel-to-channel skew, inter-symbol interference, and jitter. Other combinations of exported Sample clock mode and offset are also allowed. The values presented are from the default case (noninverted clock with 2.5 s offset) and for providing balanced setup and hold times (inverted clock with 0 ns offset).

To determine the appropriate exported Sample clock mode and offset for your PCI-6542 generation session, compare the setup and hold times from the datasheet of your device under test (DUT) to the values in this table. Select the exported Sample clock mode and offset such that the PCI-6542 provided setup and hold times are greater than the setup and hold times required for the DUT.

Specified timing relationships apply at the DDC connector and at high-speed DIO accessory terminals. Any signal routing, clock splitting, buffers, or translation logic can impact this relationship. If multiple copies of DDC CLK OUT are necessary, use a zero buffer to preserve this relationship.

Figure 1. Generation Provided Setup and Hold Times Timing Diagram



= Sample Clock Period

t<sub>PH</sub> = Minimum Provided Hold Time

t<sub>PSII</sub> = Minimum Provided Set-Up Time

t<sub>PCO</sub> = Time from Rising Clock Edge to Data Transition (Provided Clock to Out Time


t<sub>CO</sub> = Exported Sample Clock Offset

t<sub>SKEW</sub> = Maximum Channel-to-Channel Skew and Clock Uncertainty



**Note** Provided setup and hold times account for maximum channel-to-channel skew and jitter.

Figure 2. Generation Timing Diagram



 $t_{SCDDC}: \\ \mbox{Time Delay from Internal Sample Clock to DDC Connector Exported Sample Clock}$ 

 $0 \le \delta_C \le 1$ : Exported Sample Clock Delay (fraction of t<sub>P</sub>)

 $0 \le \delta_G \le 1$ : Generation Data Delay (fraction of t<sub>P</sub>)

 $t_P = \frac{1}{f}$  = Sample Clock Period

 $t_{CO}$  = Exported Sample Clock Offset; 0 or 2.5 ns, software-selectable

## **Acquisition Timing**


Channels	Data STROBE
Character deposit de	PFI <03>
Channel-to-channel skew	±600 ps, typical
Data position modes	Sample clock rising edge
	Sample clock falling edge
	Delay from Sample clock rising edge
Setup and hold times	
To STROBE <sup>6</sup>	
Setup time (t <sub>SUS</sub> )	3.1 ns, maximum
Hold time (t <sub>HS</sub> )	2.7 ns, maximum

<sup>&</sup>lt;sup>6</sup> Includes maximum data channel-to-channel skew.

#### To Sample clock<sup>7</sup>


1	
Setup time (t <sub>SUSC</sub> )	0.4 ns
Hold time (t <sub>HSC</sub> )	0 ns
Time delay from DDC connector data to internal Sample clock (t <sub>DDCSC</sub> )	10 ns, typical
Acquisition data delay (δ <sub>A</sub> ), for clock freque	encies ≥25 MHz
Range	0.0 to 1.0 Sample clock periods
Resolution	1/256 of Sample clock period

Figure 3. Acquisition Timing Diagram Using STROBE as the Sample Clock



 $<sup>^{7}~</sup>$  Does not include data channel-to-channel skew,  $\rm t_{DDCSC},$  or  $\rm t_{SCDDC}.$ 

Figure 4. Acquisition Timing Diagram with Sample Clock Sources Other than STROBE



 $t_{\mbox{\scriptsize DDCSC}}$  : Time Delay from DDC Connector to Internal Sample Clock

 $0 \le \delta_A \le 1$ : Acquisition Data Delay (fraction of t P)

= Period of Sample Clock

 $t_{SUSC}$  = Set-Up Time to Sample Clock

 $t_{HSC}$  = Hold Time to Sample Clock

### **CLK IN**

Connector	SMB jack
Direction	Input
Signal type	Single-ended
Destinations	<ol> <li>Reference clock for the phase-locked loop (PLL)</li> <li>Sample clock</li> </ol>
Input coupling	AC
Input protection	±10 VDC
Input impedance	Software-selectable: 50 $\Omega$ (default) or 1 $k\Omega$

Minimum detectable pulse width	4 ns
Clock requirements	Free-running (continuous) clock

#### As Sample Clock

Table 4. External Sample Clock Range

Voltage Range	• •		Square Wave	
(V <sub>pk-pk</sub> )	Frequency Range	Frequency Range	Duty Cycle	
0.65 to 5.0	5.5 MHz to 100 MHz	20 kHz to 100 MHz	f < 50  MHz: 25% to 75% $f \ge 50 \text{ MHz}$ : 40% to 60%	
1.0 to 5.0	3.5 MHz to 100 MHz	_	_	
2.0 to 5.0	1.8 MHz to 100 MHz	_	_	

#### As Reference Clock

Frequency range	$10 \text{ MHz} \pm 50 \text{ ppm}$
Voltage range	$0.65~\mathrm{V_{pk-pk}}$ to $5.0~\mathrm{V_{pk-pk}}$
Duty cycle	25% to 75%

## **STROBE**

Connector	DDC
Direction	Input
Destination	Sample clock (acquisition only)
Frequency range	48 MHz to 100 MHz
Duty cycle range <sup>8</sup>	
f <50 MHz	25% to 75%
<i>f</i> ≥50 MHz	40% to 60%
Minimum detectable pulse width <sup>9</sup>	4 ns
Voltage thresholds	Refer to <i>Acquisition Timing</i> in the <i>Timing</i> section.

 <sup>8</sup> At the programmed thresholds.
 9 Required at both acquisition voltage thresholds.

Clock requirements Free-running (continuous) clock		
Input impedance <sup>10</sup>	Software-selectable: $50 \text{ k}\Omega$	
CLK OUT		
Connector	SMB jack	
Direction	Output	
Sources	<ol> <li>Sample clock (excluding STROBE)</li> <li>Reference clock (PLL)</li> </ol>	
Output impedance	50 $\Omega$ , nominal	
Electrical characteristics	Refer to <i>Generation Timing</i> in the <i>Timing</i> section.	
Maximum drive current		
At 1.8 V	8 mA	
At 2.5 V	16 mA	
At 3.3 V	32 mA	
Logic type	Generation logic family setting: 1.8 V, 2.5 V 3.3 V	
DDC CLK OUT		
Connector	DDC	
Direction	Output	
Source <sup>11</sup>	Sample clock	
Electrical characteristics	Refer to <i>Generation Timing</i> in the <i>Timing</i> section.	
Reference Clock (PLL)		
Sources <sup>12</sup>	<ol> <li>RTSI 7</li> <li>CLK IN (SMB jack connector)</li> <li>None (On Board clock not locked to a reference)</li> </ol>	
Destination	CLK OUT (SMB jack connector)	

400 ms, typical

Lock time

 $<sup>^{10}~</sup>$  For module assemblies C and later. Module assemblies A and B have an input impedance of 10 k $\!\Omega_{\cdot}$ 

<sup>11</sup> STROBE cannot be routed to DDC CLK OUT.

<sup>12</sup> The source provides the reference frequency for the PLL.

Frequencies	$10 \text{ MHz} \pm 50 \text{ ppm}$
Duty cycle range	25% to 75%

## Waveform

## Memory and Scripting

Memory architecture	The PCI-6542 uses Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of script instructions, maximum number of script instructions, maximum number of waveforms in memory, and number of samples (S) available for waveform storage are flexible and user defined.
Onboard memory size <sup>13</sup>	
1 Mbit/channel	
Acquisition	1 Mbit/channel (4 MBytes total)
Generation	1 Mbit/channel (4 MBytes total)
8 Mbit/channel	
Acquisition	8 Mbit/channel (32 MBytes total)
Generation	8 Mbit/channel (32 MBytes total)
64 Mbit/channel	
Acquisition	64 Mbit/channel (256 MBytes total)
Generation	64 Mbit/channel (256 MBytes total)
Generation	
Single waveform mode	Generates a single waveform once, <i>n</i> times, or continuously.
Scripted mode <sup>14</sup>	Generates a simple or complex sequence of waveforms.

 $<sup>^{13}</sup>$  Maximum limit for generation sessions assumes no scripting instructions.

<sup>14</sup> Use scripts to describe the waveforms to be generated, the order in which the waveforms are generated, how many times the waveforms are generated, and how the device responds to Script triggers.

Finite repeat count	1 to 16,777,216
Waveform quantum	Waveform must be an integer multiple of 2 S (samples). 15

Table 5. Generation Minimum Waveform Size, Samples (S)<sup>16</sup>

Configuration	Sample Rate	
	100 MHz	50 MHz
Single waveform	2 S	2 S
Continuous waveform	32 S	16 S
Stepped sequence	128 S	64 S
Burst sequence	512 S	256 S

Acq	uisi	tion

Minimum record size <sup>17</sup>	1 S
Record quantum	1 record
Total records	2,147,483,647, maximum
Total pre-Reference trigger samples	0 up to full record
Total post-Reference trigger samples	0 up to full record

## **Triggers**

Trigger Types	Sessions	Edge Detection	Level Detection
1. Start	Acquisition and generation	Rising or Falling	_
2. Pause	Acquisition and generation	_	High or Low
3. Script <03>	Generation	Rising or Falling	High or Low

<sup>15</sup> Regardless of waveform size, NI-HSDIO allocates waveforms into block sizes of 32 S of physical memory.

<sup>&</sup>lt;sup>16</sup> Sample rate dependent. Increasing sample rate increases minimum waveform size.

<sup>17</sup> Regardless of waveform size, NI-HSDIO allocates at least 128 bytes for a record.

Trigger Types	Sessions	Edge Detection	Level Detection
4. Reference	Acquisition	Rising or Falling	_
5. Advance	Acquisition	Rising or Falling	_

Sources	<ol> <li>1. PFI 0 (SMB jack connector)</li> <li>2. PFI &lt;13&gt; (DDC connector)</li> <li>3. RTSI &lt;07&gt; (RTSI bus)</li> <li>4. Pattern match (acquisition sessions only)</li> <li>5. Software (user function call)</li> <li>6. Disabled (do not wait for a trigger)</li> </ol>
Destinations <sup>18</sup>	PFI 0 (SMB jack connector) PFI <13> (DDC connector) RTSI <06> (RTSI bus)
Minimum required trigger pulse width	
Generation	30 ns
Acquisition	Acquisition triggers must meet setup and hold time requirements.

#### Table 6. Trigger Rearm Time

Trigger Operation	Samples, Typical	Samples, Maximum
Start to Reference	57 S	64 S
Start to Advance	138 S	143 S
Reference to Reference	132 S	153 S

Delay from Pause trigger to Pause state <sup>19</sup>	
Generation sessions	32 Sample clock periods + 150 ns
Acquisition sessions	Data synchronous
Delay from trigger to digital data output	32 Sample clock periods + 160 ns

 $<sup>^{18}</sup>$  Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported for acquisition sessions.

<sup>&</sup>lt;sup>19</sup> Use the Data Active event during generation to determine when the PCI-6542 enters the Pause state.

#### **Events**

Event Types	Sessions
1. Marker <03>	Generation
2. Data Active	Generation
3. Ready for Start	Acquisition and generation
4. Ready for Advance	Acquisition
5. End of Record	Acquisition
Destinations <sup>20</sup>	1. PFI 0 (SMB jack connector)
	2 PFI <1 3> (DDC connector)

Destinations <sup>20</sup>	<ol> <li>PFI 0 (SMB jack connector)</li> <li>PFI &lt;13&gt; (DDC connector)</li> </ol>
	3. RTSI <06> (RTSI bus)
Marker time resolution (placement)	Markers must be placed at an integer multiple of 2 S (samples).

## Miscellaneous

Warm-up time	15 minutes
On Board clock characteristics (valid only when PLL reference source is set to None)	
Frequency accuracy	±100 ppm
Temperature stability	±30 ppm
Aging	±5 ppm first year

## Power

VDC	Current Draw, Typical	Current Draw, Maximum
+3.3 V	1.6 A	1.8 A
+5 V	1.2 A	1.7 A

 $<sup>^{20}</sup>$  Except for the Data Active event, each event can be routed to any destination. The Data Active event can be routed only to the PFI channels.

VDC	Current Draw, Typical	Current Draw, Maximum
+12 V	0.25 A	0.4 A
-12 V	0.06 A	0.10 A

Total power	15 W, typical
	20.5 W, maximum

## Physical Specifications

Dimensions	12.6 cm × 35.5 cm
Weight	410 g (14.5 oz)

#### I/O Connectors

Label	Connector Type	Description
CLK IN		External Sample clock, external PLL reference input
PFI 0	SMB jack	Events, triggers
CLK OUT		Exported Sample clock, exported Reference clock
DIGITAL DATA & CONTROL	68-pin VHDCI connector	Digital data channels, exported Sample clock, STROBE, events, triggers

## Software

### **Driver Software**

Driver support for this device was first available in NI-HSDIO 1.2.

NI-HSDIO is an IVI-compliant driver that allows you to configure, control, and calibrate the PCI-6542. NI-HSDIO provides application programming interfaces for many development environments

## **Application Software**

NI-HSDIO provides programming interfaces, documentation, and examples for the following application development environments:

- LabVIEW
- LabWindows<sup>TM</sup>/CVI<sup>TM</sup>
- Measurement Studio

- Microsoft Visual C/C++
- .NET (C# and VB.NET)

## NI Measurement Automation Explorer

NI Measurement Automation Explorer (MAX) provides interactive configuration and test tools for the PCI-6542. MAX is included on the NI-HSDIO media.

#### Environment



**Note** To ensure that the PCI-6542 cools effectively, follow the guidelines in the *Maintain Forced Air Cooling Note to Users* included with the PCI-6542 or available at *ni.com/manuals*. The PCI-6542 is intended for indoor use only.

Operating temperature	0 °C to 45 °C	
Operating relative humidity	10 to 90% relative humidity, noncondensing (meets IEC 60068-2-56)	
Storage temperature	-20 °C to 70 °C (meets IEC 60068-2-2)	
Storage relative humidity	5 to 95% relative humidity, noncondensing (meets IEC 60068-2-56)	
Altitude	0 to 2,000 m above sea level (at 25 $^{\circ}$ C ambient temperature)	
Pollution degree	2	

## Compliance and Certifications

## Safety

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1



**Note** For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

## Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions

- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



**Note** For EMC declarations, certifications, and additional information, refer to the Online Product Certification section.

To meet EMC compliance, the following cautions apply:



**Caution** The SHC68-C68-D4 shielded cables must be used when operating the PCI-6542



**Caution** EMC filler panels must be installed in all empty chassis slots.

# CE Compliance ( E

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

### Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit ni.com/ certification, search by model number or product line, and click the appropriate link in the Certification column

## **Environmental Management**

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document

#### Waste Electrical and Electronic Equipment (WEEE)

X

**EU Customers** At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.

#### 电子信息产品污染控制管理办法(中国 RoHS)

(A) 中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物 质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs china。 (For information about China RoHS compliance, go to ni.com/environment/rohs china.)

Information is subject to change without notice. Refer to the *NI Trademarks and Logo Guidelines* at ni.com/trademarks for information on NI trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering NI products/technology, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the NI global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, DFAR 252.227-7014, and DFAR 252.227-7015.